ABSTRACT -In this paper, a design of X-band (9~10 GHz) 40 W Pulse-Driven GaN HEMT power amplifier is presented. The selected active device is a commercially available GaN HEMT chip from TriQuint. The optimum input and output impedances of the GaN HEMT are extracted from load-pull measurement using automated tuner system from Maury Inc. and load-pull simulation using nonlinear model from TriQuint. The combined impedance transformer type matching circuit of the power amplifier is designed using EM co-simulation. The fabricated power amplifier which is 15×17.8 mm 2 shows an efficiency of above 32%, power gain of 8.7~6.7 dB and output power of 46.7~44.7 dBm at 9~10 GHz with pulse width of 10 sec and duty of 10 %.
I. INTRODUCTION
Small size and high power amplifiers are essential in constructing active electronically scanned array (AESA) radar. AESA radar is a type of phased array radar whose transmitter and receiver functions are composed of numerous small solid-state transmit/receive (TR) modules. The advantages of AESA have already been recognized in the past and several efforts to replace the vacuum tubes such as TWT and klystrons by numerous solid state power amplifiers based on GaAs have taken place. Recently, the advances in GaN process technology and the emergence of GaN HEMTs opened the way for the practical realization of high power AESA. Many researchers have conducted research on the design of small size solid state GaN power amplifiers with its power level approaching several hundred watts [1] - [3] .
In this paper, we present the systematic design of a miniaturized pulse-driven 40 W GaN HEMT power amplifier. The design procedure begins with the evaluation of a commercial TGF2023-10 GaN HEMT device from TriQuint [4] using load-pull technique. The next step is the design of matching circuits yielding the optimum impedances for the selected GaN HEMT. The fabricated matching circuits are then measured to determine whether they yield the desired optimum impedances or not. Through these two steps, a firstpass GaN HEMT power amplifier can be successfully fabricated.
In the design of class-AB power amplifier with the measured impedances, the matching impedance ratio is too high, by a factor of about 50, which may naturally result in narrow bandwidth both at the input and output. For this case, several methods are generally used to widen the matching bandwidth. We selected the combined impedance transformer type matching circuit. The matching circuit is designed using EM co-simulation. The fabricated power amplifier has a size of 15×17.8 mm 2 and shows an efficiency of above 32 %, power gain of 8.7~6.7 dB and output power of 46.7~44.7 dBm at 9~10 GHz with pulse width of 10 μsec and duty of 10 %. Figure 1 shows the selected TGF2023-10 GaN HEMT chip from TriQuint Semiconductor which is supplied as a bare chip. The separated gate pads and the combined drain pad are located on the top side of the chip. According to the datasheet, the chip provides a saturated power of 38 W at 10 GHz with a drain voltage of 28 V and quiescent drain current of 1 A. The appropriate DC drain voltage of 28~32 V is recommended. The optimum impedances in datasheet are given at a 28 V DC drain voltage and a frequency of 10 GHz, conditions that differ from our specification of 30 V DC drain voltage and a frequency of 9.5 GHz. Although they are close to our conditions, the optimum impedances are obtained from loadpull measurement using ATS (Automated Tuner System) [5] from Maury Microwave Inc. and compared with the optimum impedances from the load-pull simulation using the large signal model [6] . In the course of extraction, special calibration was necessary to move the reference plane to the chip plane. We devised a novel calibration to move the reference plane and successfully obtained the optimum impedances, which are listed in Table I . From Table I , the optimum impedances computed from the load-pull simulation are quite close to the load-pull measured impedances.
II. EVALUATION OF THE SELECTED GAN HEMT CHIP

III. DESIGN OF POWER AMPLIFIER
The input and output matching circuits were designed from the optimum impedances in Table I . The alumina substrate (Al 2 O 3 99.6%) of 5mil thickness from ATC (American Technical Ceramics) [7] is selected for the design of the input and output matching circuits. The 5 mil thickness is selected considering that; the chip has a thickness of 100 m. The width of a 50 microstrip is about 100 m for the selected substrate thickness. Considering the fusing current of the microstrip line by high driving DC current, special high thickness copper metallization process (TaN-TiW-Au-Cu-NiAu) is selected for high power application. The selected Cu thickness is about 15 m and the resulting cross-sectional area is 50 ohm microstrip becomes 100 × 15 m 2 , which is estimated to withstand the DC current of about 2 A.
In the design of the input and output matching circuits with high impedance ratio, two types of matching circuits are generally used. One is, constructing the matching circuit using single and wide microstrip; thus, the high power active device with many parallel unit devices is simultaneously matched at once with a single and wide microstrip. The other is a combined type matching circuit. Our matching circuit design is based on the latter. Figure 2 (a) shows the structure of the output matching circuit and the impedances at each stage are shown in Fig.   Fig. 3 . Layout of matching circuit and carrier. 
2(b)
. First, a pair of two impedance transformers including the bonding ribbons is matched to impedance Z B . Thus, impedance Z A becomes 4 times the load optimum impedance which includes the S-parameter of bonding ribbons simulated using HFSS, Z L +Z r . The value of impedance Z B is set to 200 ohms. Using impedances Z A and Z B , the electrical length and impedance θ 1 and Z 1 respectively, can be determined as shown in Fig. 2(b) . Then the parallel combined values of the impedance become ½ Z B as shown in Fig. 2(b) and this impedance should be matched to Z C of 100 ohms to yield the parallel impedance value of 50 ohms using a quarter-wave impedance transformer. The values of θ 2 and Z 2 can thus be determined. Similarly the input matching circuit can be constructed as shown in Fig. 2(a) and the corresponding impedance values can be computed. Figure 3 shows a layout of the power amplifier module on the gold plated CuW carrier of thickness 1 mm. The initial microstrip dimensions corresponding to the transmission lines Z 1 , θ 1 and Z 2 , θ 2 are optimized using co-simulation with EM simulations in the circuit domain. The impedances are optimized to give a close agreement with the computed impedances from the load-pull measurements in Table I . Figure 4 shows the fabricated power amplifier module. A GaN HEMT chip and substrate were attached to CuW carrier using Au/Sn preform. The assembled GaN HEMT power amplifier carrier is mounted on the fixture as shown in Fig. 4 . Figure 5 shows the comparison of the measured output power and PAE of the power amplifier for the pulse duration with those of the simulated using the large signal model at a frequency of 9.5 GHz. The measured data are marked by the symbol ×. The saturated output power is 46.3 dBm, and the maximum PAE is 35.7%. Figure 6 shows the output power at the fixed input power of 36 dBm for the passband frequency. The output power is 46.7~44.7 dBm, and the PAE is 35.5%~32.5% at the frequency of 9~10 GHz. The measured output power at the center frequency is about 46.3 dBm, and the measured PAE is about 35.7%. The simulated PAE shows a maximum near the center frequency 9.5 GHz while the measure PAE is almost flat for the bandwidth of 1 GHz. The quiescent drain current is set to 100 mA because the quiescent DC current of 1A corresponds to 100 mA in the 10% duty cycle pulse driven condition. The quiescent drain current was set by adjusting the gate voltage.
IV. FABRICATION AND MEASUREMENT
From Fig. 5 , the measured PAE show some significant difference from the simulation results at higher input powers. The discrepancies between the measured data and simulated data at higher input powers are believed to come from inappropriate heat dissipation. However, the nonlinear model does not reflect temperature change. Thus, we investigated this by varying the duty. As the duty decreases, the discrepancies were reduced and this is shown in Fig. 6 . As shown in Fig. 6 , the measured PAE at the pulse driven condition of 5 sec pulse width and 1.67% duty is observed to be close to the simulated PAE.
V. CONCLUSION
We demonstrated the design of X-Band 40 W pulse-driven GaN HEMT power amplifier. The adopted active device for the power amplifier is TGF2023-10, 50 W GaN HEMT chip of TriQuint. Automatic load-pull system of Maury was used for extraction of optimum impedances and evaluation of the selected device. The combined impedance transformer type matching circuit for power amplifier is designed based on EM co-simulation using the optimal impedances. The fabricated power amplifier with 15 x 17.8 mm 2 shows efficiency of above 30%, power gain of 8.7 ~ 6.7 dB and output power of 46.7~44.7 dBm at 9~10 GHz with pulsed-driven width of 10 μsec and duty of 10%.
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